
Si534
6
Rev. 1.0
2. Pin Descriptions
Table 9. Pin Descriptions
Pin
Symbol
LVDS/LVPECL/CML Function
CMOS Function
1
NC
No connection
2OE*
Output enable
0 = clock output disabled (outputs tristated)
1 = clock output enabled
Output enable
0 = clock output disabled (outputs tristated)
1 = clock output enabled
3
GND
Electrical and Case Ground
4
CLK+
Oscillator Output
5
CLK–
Complementary output
No connection
6VDD
Power Supply Voltage
7
FS[1]*
Frequency Select MSB
8
FS[0]*
Frequency Select LSB
*Note: FS[1:0] and OE include a 17 k
value ordering.
(Top View)
LVDS/LVPECL/CML
CMOS
1
2
3
6
5
4
GND
OE
VDD
CLK+
CLK–
NC
FS[1]
FS[0]
7
8
1
2
3
6
5
4
GND
OE
VDD
CLK
NC
FS[1]
FS[0]
7
8